We present a novel reconfigurable metal-oxide-semiconductor multi-gate transistor that can host a quadruple quantum dot in silicon. The device consist of an industrial quadruple-gate silicon nanowire field-effect transistor. Exploiting the corner effect, we study the versatility of the structure in the single quantum dot and the serial double quantum dot regimes and extract the relevant capacitance parameters. We address the fabrication variability of the quadruple-gate approach which, paired with improved silicon fabrication techniques, makes the corner state quantum dot approach a promising candidate for a scalable quantum information architecture.
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Semiconductor quantum bits relying on the charge or spin degree of freedom of a single electron, bound to a quantum dot (QD) or impurity atom, are considered promising candidates for the base elements of solid state quantum computing architectures [1] . Building a successful quantum computer, however, requires a scalable multi-qubit approach to implement the necessary algorithms [2] . Electron spins bound to silicon QDs are seen as promising candidates for this due to their long coherence time, electrical tunability and flexible coupling geometries [3] [4] [5] . A further advantage of using Si is the possibility to integrate with current complementary-metaloxide-semiconductor (CMOS) technology [5] [6] [7] [8] and leverage its established industrial platform for large scale circuits. Recently, the integration of Si quantum dots and double quantum dots (DQD) into CMOS technology has been taken a step further with reports of fewelectron QDs, DQDs, and donor-QD hybrids created within industry-standard Si nanowire transistors [9] [10] [11] [12] . Combined with a gate-based readout scheme that alleviates the need for a separate charge sensor [10] [11] [12] [13] [14] these approaches pave the way towards a large scale quantum computing architecture based on current CMOS technology.
In this Letter, we report on a reconfigurable QD and DQD system in a quadruple-gate CMOS transistor. It incorporates one, or a pair, of CMOS corner state quantum dots [10, 11] in a variety of configurations. Each of the four gates can host an independently tunable quantum dot created in the square channel by electrostatic enhancement and confinement resulting from the topgate electrodes and accompanying silicon nitride spacers. We characterise one exemplary single QD and demonstrate that different DQD configurations can be set at will. Building on previous demonstrations [10] [11] [12] silicon top-gates of length L = 40 nm are arranged around the sides of a 82 nm × 82 nm square at 45
• with respect to transport direction as shown in white dashes in the scanning electron micrograph of a similar device in Fig.1(a) . Gate-to-gate distances are S G1−G2 = S G2−G3 = 30 nm, and the channel width W is 87 nm. Fig.1(a) shows the Si 3 N 4 spacers deposited between the gates and extending 40 nm towards source and drain in green. The channel below remains undoped generating the source, drain and inter-dot tunnel barriers. Fig.1(b) shows a cross-section sketch of the device perpendicular to the direction of transport, taken at the line indicated by the cyan line in Fig.1(a) . The device comprises an Si back plane serving as global backgate, topped by a 150 nm SiO 2 buried oxide. This is followed by the undoped, square Si (001) channel of thickness 12 nm, which is achieved by etching down the SOI substrate prior to gate stack deposition. Each top-gate wraps around two faces of the intrinsic channel and is separated from the other top-gates by the Si 3 N 4 spacers and from the channel by 5 nm of SiO 2 [15] . A quantum dot can be created under each gate at the top-most corners of the channel due to the so-called corner effect [10, 11, 16] . Each QD is controlled by its respective gate voltage V g(x) , while a global backgate voltage V bg may be applied through the Si substrate. All measurements shown in this Letter are in direct transport and unless otherwise stated were taken at V bg = 5 V, to enhance the dot-to-dot and dot-to-lead couplings [17] .
Corner state quantum dots in Si nanowire transistors have been reported for different single and double gate topologies [9] [10] [11] and using both quantum dots and dopants [12] . In our novel quadruple gate configuration, we first of all confirm the creation of a single QD under a top-gate using gate G 1 as an example. In order to allow for a source-drain current, G 4 is pulled high above threshold to V g4 = 1.4 V, while the gates on the opposite channel side remain well below threshold at V g2 = V g3 = 0 V. The backgate voltage is set to 0 V. This provides a single QD under gate G 1 , as can be seen from the stability map of Fig.2 . We extract a charging energy E c, G1 9 meV and source and drain capacitances C s, G1 2 aF and
1 aF from the slope of the Coulomb diamonds and the gate voltage period. Single QDs embedded in a multi-gate structure like the one investigated here could host single electron spin qubits, or be used as singleelectron transistors for charge detection of a nearby dot.
The ability to create multi-QD configurations is, as mentioned above, an important ingredient in the pursuit of a scalable semiconductor QIP architecture. In the following paragraphs we demonstrate that different configuration of serial DQDs can be formed in the nanowire transistor and extract the DQD coupling capacitances. All following measurements were carried out at a small source-drain voltage V ds = 2 mV. First of all, we configure the device as a serial DQD on the G 1 -G 4 axis, by setting V g2 = V g3 = 0 V. Fig.3(a) shows the resulting DC current I ds as a function of V g1 and V g4 . In the stability map, we observe a honeycomb pattern and at its vertices we find the so-called bias triangles, i.e. periodic regions of enhanced current resulting from the alignment of both QD energy levels within the bias window, indicative of a serial DQD [18] . At low voltages on both G 1 and G 4 the stability map shows the checker box behaviour characteristic for low inter-dot coupling, transitioning to the aforementioned honeycomb arrangement for intermediate coupling strength. At elevated top-gate voltages the inter-dot coupling increases, resulting in undulated diagonal lines of enhanced conductance indicating that the QDs are strongly tunnel coupled [19] . The voltage spacing of Coulomb oscillations in the low to intermediate coupling regime is ∆V g1 11 mV and ∆V g4 14 mV (see also Fig.4(a) ). Both spacings are very regular across the voltage range studied here, indicating stable QD position and size. Fig.3(b) presents the opposite configuration to Fig.3(a) , a serial DQD along G 2 -G 3 with now V g1 = V g4 = 0 V. Similarly to Fig.3(a) we obtain a honeycomb diagram, albeit a more compressed one with ∆V g2 9 mV and ∆V g3 8 mV, indicating larger QDs. Finally, Fig.3(c) shows the stability map for a diago- nal DQD using G 1 and G 3 as constituent quantum dots.
Here, the overall current is reduced compared to the previous two configurations, which we attribute to the larger distance between the dots under G 2 and G 3 and hence reduced iter-dot tunnel rates. We extract Coulomb spacings ∆V g1 13 mV and ∆V g3 7 mV, approximately in line with the previous results. Similar results have been obtained for the DQD along the G 2 -G 4 axis (not shown here). Last but not least, we study the serial DQD along G 1 -G 4 in more detail to obtain estimates of the capacitances involved in the system. From the honeycomb diagram outlined in Fig.4(a) we extract voltage spacings ∆V G1 11 mV and ∆V G4 14 mV between Coulomb oscillations. These spacings are linked to the gate capacitances of the two serial QDs as ∆V Gi = e/C Gi [18] and we thus estimate C G1 15 aF and C G4 12 aF. Applying this analysis to the G 2 -G 3 configuration, we find gate capacitances C G2 12 aF and C G3 20 aF. The voltage spacings δV G1 and δV G4 extracted from Fig.4(b) in combination with the sourcedrain voltage V sd = 2 mV provide us with an estimate for the lever arms α 1(4) and total capacitances C 1(4) as α 1(4) δV G1(4) = e|V sd | = eδV G1(4) C G1(4) /C 1(4) [18] . We find lever arms α 1(4) 0.55 (0.49) and total capacitances C 1(4) 26 (23) aF. These values in addition to ∆V m g1 (4) from Fig.4(a) allow us now to also approximate the mutual capacitance linking the QDs under gates G 1 and G 4 : C m,1−4 = C 4 ∆V m g1 /∆V g1 6 aF. The same analysis carried out for the diagonal DQD along G 1 -G 3 (not shown here) yields a mutual capacitance C m,1−3 4 aF.
Variability between nominally identical devices from different batches but also within a single batch fabricated at the same time is an important benchmarking parameter in CMOS technology. Comparing all four gate capacitances of the device presented here, we find a mean gate capacitance of about 16 aF and a variance of 25%. We attribute this variance to variations in gate dielectric thickness and quality, as well as gate misalignment relative to the channel. All three factors directly influence the enhancement mode corner state QDs.
In conclusion, we have demonstrated a reconfigurable quantum dot and double quantum dot system based on a quadruple-gate CMOS transistor. Taking into account the continuous improvement of CMOS fabrication techniques and the single electron control demonstrated here, corner state quantum dots present a valid and scalable option as base elements of a silicon quantum information architecture.
Moreover, this approach can readily be extended to a larger number of gates providing a 1-D line of QDs and DQDs,while remaining compact by further integrating high-sensitivity gatebased reflectometry readout [10, 11] . The versatility of the corner state QD structure allows to use the gate-based sensing either for in-situ readout, but also for conventional charge sensing using an rf-single electron box for detection. Further experiments that can be envisioned with this architecture are e.g. electron charge and electron spin buses, measurements of long distance coherent coupling [20] , and single spin CCD [21] . 
